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Introduction 
In the literature papers on analyzing and simulating power semiconductor 
circuits are often found. Most of these papers deal with individual circuits. In one 
part of them the presented programs contain the circuit equations corresponding 
to various conducting conditions of the semiconductors, and the program selects 
the proper equations for numerical integration from time to time. In a less frequent 
method the semiconductors are replaced by resistances (or inductances) of extremely 
high and low values. 
There are general purpose programs for the mentioned task as well. As an 
example, MURAKAMI, KOSAKA and NISffiMURA [2] used a method where the non-
conducting semiconductors were eliminated from the circuit, and the state equations 
were formed again at every mode change for numerical integration. 
The program presented here is of general purpose, yet the simulation is based 
on a circuit of fixed configuration. The program using the concerned algorithm 
computes the voltages and currents as time functions of arbitrary electric circuits 
containing power semiconductor (diodes and thyristors). The semiconductors operate 
with line commutation. The program can well be used for computating the transients 
of power semiconductor circuits, as well as for determining the quasi stationary state 
of complicated power semiconductors circuits. The sin1Ulation can be started from 
the previously computed quasi stationary state, so the short transients can be com-
puted, too. Essentially the simulation is numerical integration of the state equations 
of the circuit using fourth order Runge-Kutta algorithm. During the sin1Ulation, no 
solution of whatever nonlinear equations is necessary. The state equations of the 
circuit were formed by topological methods. In order to reduce the time of computa-
tion, two integrating step sizes can also be used, the smaller one near the mode 
changes. The program was written in ALGOL for the Soviet computer RAZDAN 3. 
48 L.LAKATOS 
1. The essentials of the algorithm 
The used semiconductor model is the following: in conducting condition its 
voltage is zero, but in nonconducting condition its current is zero. The holding current 
and the threshold voltage are zero, and the forward slope resistance can be set 
(1 -;- 10 mQ). In case of thyristors the recovery time is zero. 
In addition to semiconductors the circuit to be simulated may contain un-
controlled (independent) voltage sources and current sources (constant and sinus-
oidal), and resistances, capacitances and self inductances of constant values. In first 
approximation the semiconductors are represented by uncontrolled voltage sources. 
The graph of the circuit is assumed to be connected. Besides the circuit is supposed 
to contain no excess elements [1], that is, in the circuit there are no loops composed 
only from voltage sources and capacitances, and there are no cutsets composed only 
from current sources and inductances. This assumption does not contradict to general-
ity (see later), but has the significant advantage that the state equations are very 
simple [1]. 
The semiconductors are represented by voltage sources. This approach was 
introduced by K. P. KOVACS [4] and 1. RAcz [5J in case of special circuits. 
Regarding the state equations these sources are uncontrolled, but regarding the opera-
tion of the program these are controlled-more precisely adjusted-sources. This 
adjustment means that the voltages of the voltage sources corresponding to conduct-
ing semiconductors are zero, but the voltages of the voltage sources corresponding 
to nonconducting semiconductors are set to cause zero current on the concerned 
voltage sources. This is the "method of adjusted voltage sources" [3]. So the compu-
tation of the voltages of the nonconducting semiconductors needs additional compu-
tation at every simulating point. The complexity of the simulation increases only with 
this computation in comparison with simulating linear circuits. 
2. State variable representation of the circuit 
The formulation of the state equations of circuits containing no excess ele-
ments is found in [1J. The definitions and results are enumerated because they will be 
used later. Superscript T denotes transposition. Every symbol denotes a vector, the 
matrices are denoted by thick letters. 
The vectors of the branch voltages and branch currents can be divided into 
two parts according to the tree branches and links: 
(1) 
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where subscripts 1 and 2 denote tree branches and links. The structures of these 
vectors are the following: 
i 1=[IE ic iRV 
12=[IG IL JV 
V1=[E Vc VRV 
V2=[VG VL vJV 
(2) 
where the letters E, C, R, G, Land J denote voltage sources, capacitances, tree 
resistances, link conductances, self inductances and current sources, respectively. 
The relationships between the tree branch and link variables are the following: 
il=-FI2 
v2=FTV1 
(3) 
where matrix F is the proper submatrix of the reduced incidence matrix corresponding 
to the fundamental cutsets. The state equations are: 
where 
Mz=Ax+Bu 
Z=[VR la dVc/df dlL/dtV 
x=[Vc ILV 
lI=[J EV. 
(4) 
(5) 
Matrices M, A, and B can be formed on the basis of the values of the circuit elements 
and the matrix F, see [1]. 
3. Derivation of the simulating equations 
In our algorithm the state equations were modified as follows. Let us partition 
vectors E and iE according to the actual (electromotive) and adjusted (corresponding 
to semiconductors) voltage sources. 
iE= [iEe iEaV· 
It is useful to relate vectors Ea and iEa. Using Eq. (4) we can write: 
la=P[Vc IL J Ee EaF 
(6) 
(7) 
where matrix P (and the new matrices found later) can be formed from matrices F, 
M, A and B. Using Eqs (3) and (7): 
(8) 
where 
(9) 
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Let us partition vectors Ea and iEa according to the conducting and nonconducting 
semiconductors; 
(10) 
where subscripts c and n denote conducting and nonconducting. Using Eq. (10), 
Eq. (8) can be written as follows; 
[iEae] [Ql] [SI1 S12lIEae] iEan = Q2 g+ S21 S22 EuII ' 
Taking into consideration that; 
the following results are reached; 
Eall= -Si21Q2g 
iEac= Qlg+ S 12Eall' 
(11) 
(12) 
(13) 
Eqs (13) gives the voltages of the nonconducting semiconductors and the currents 
of the conducting semiconductors. Nevertheless, vectors Ean and iEac can be computed 
according to Eq. (14) only if number and position of the link resistances of the 
circuit meet certain requirements. That is, in every cutset corresponding to an adjusted 
voltage source must be at least one link resistance which occurs in none of the other 
cutsets corresponding to other adjusted voltage sources. More precisely, this require-
ment must be fulfilled only for the adjusted voltage sources corresponding to non-
conducting semiconductors. This is the "link resistance condition". The necessity of 
this condition results from physical considerations, but it can be proved, by examining 
-supposing a certain conducting condition-how matrix S22 can be formed from 
matrices F, M, A and B. It is noted that fulfilling the link resistance condition may 
need a slight supplement to the circuit. 
According to Eqs (13), the logic of the simulation is the following; 
- If during certain time period the conducting condition of the semiconductors does 
not change, then, at every simulating point of the concerned time period, Ean and 
iEac have to be computed using Eq (13) and this is followed by the computation 
of other variables to be displayed. 
- If in certain moments the examination of the signs of Eall and iEae, as well as the 
firing conditions indicate change in the conducting condition of the semiconductors, 
then the matrices in Eqs (13) are to be computed again according to the new 
conducting condition, and this is followed by the computation of vectors Eall and 
iEac (but then these vectors correspond already to other semiconductors). 
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4. Notations 
- The program can be extended to the case where the circuit contains excess 
elements, the state equations are found in [1]. In this case the state equations contain 
the derivatives of vectors E and J (because controlled sources do not exist). But these 
derivatives may cause trouble, because the derivative of Ea can be computed only at a 
delay and inaccurately. We concluded that it is not worth using this general method 
because the link resistance condition requires supplementing the circuit even in 
this case. 
- The logic of a similar program can be stated also as follows: the semiconduc-
tors must be adjusted current sources. Namely the currents of the current sources cor-
responding to nonconducting semiconductors are zero, but the currents of the current 
sources corresponding to conducting semiconductors are set to cause zero voltages 
across the concerned current sources. It is seen that in this case the "tree branch 
resistance condition" must be fulfilled. This requires just the same supplementing 
of the circuit to be simulated, as the "adjusted voltage source logic", thus this short-
coming cannot be avoided even by using the new logic. So far no program has been 
prepared using this logic, but it is likely that this program would run more quickly. 
Namely using the "adjusted voltage source logic" the order of the matrix to be inverted 
at mode changes is equal to the number of the nonconducting semiconductors, but 
using the "adjusted current source logic" the order of the matrix to be inverted is equal 
to the number of the conducting semiconductors. In a circuit, however, there are 
more nonconducting than conducting semiconductors on the average. The two logics 
can be combined but it does not seem to be particularly advantageous. 
- The program can be extended in several directions. A possible extension is 
computing short circuit transients, so the selective operation of the protecting elements 
can be controlled. Another extension is examining the effects of the parameters of the 
protecting RC elements on the course of the reverse voltages of the semiconductors. 
A perspective extension is the computation of the transients of power electronic 
systems and testing the proper setting of the regulators. 
5. Examples 
5.1. The simulated circuit is a three-phase diode bridge connection feeding 
resistance load with condensator filtering (see Fig. 1). The simulation was performed 
using five different ratios Zsl RI' while the value of Zs was fixed. The value of the 
filtering capacitance Cl was chosen so that R1C1= 12 msec. The forward slope 
resistance of the diodes were represented by the resistances R sd' The resistances Rps 
and R= were placed in the circuit for the circuit not to contain excess elements and 
the link resistance condition to be fulfilled. The resistance Ri was placed merely in 
order to display the resulting load current. The graph of the circuit is seen in Fig 2, 
4* 
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o = lOV 
Ls = 10-3 H 
Rps = 10 Q 
Rs = 0,314 Q 
RSd= 10-3 Q 
Rc<>= 1Q4Q 
Ri = 10-3 P-
R! = 2,21 + 44,2 Q 
Cl = [0,27+ 5,4)10-3F 
f = 50 Hz 
(Z5= 0,4429.) 
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where the heavy lines represent tree branches and the thin lines links. Figs 3 and 4 
show the simulated waveforms for the ratio Zsl R l = 0.2. Switching on the circuit has 
taken place at the positive zero-crossing of the voltage UA = U sin wt. In Figs 3 and 
4 the maximum load voltage lIlm, the moment tmu of this maximum, the maximum 
load current ilm, the moment tmi of this maximum, the average load voltage Ula and 
the average load current lla are denoted. 
Figs 5 to 9 show the relative values of the mentioned quantities versus Zsl RI. 
In case of Z'/ Rl< 0.02 the load current has shown discontinuous conduction, other-
wise continuous conduction. 
The integrating step size was chosen as 10-4 sec. Regarding e.g. the ratio 
LsI Rps it is seen that the numerical instability is avoided. The choice of the value of 
R= was found not to influence the stability of the integration, the value 104 may be 
useful. 
5.2. Second, an example of testing will be shown, where the course of the 
variables is known. The simulated circuit is a three-phase bridge inverter and the 
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course of the voltage across one of the thyristors is of interest in quasi-stationary 
state. The load inductance was chosen of a very great value for ensuring constant 
load current. In quasi-stationary state the load current can be computed theoretically, 
the initial currents of the inductors were set according to this value. The circuit is 
seen in Fig. 9, and the course of the thyristor voltage in Fig. 10. The integrating step 
size was 5 . 10-5 sec. 
6. Conclusions 
The program presented here does not need reconstructing the state equations of 
the circuit at every mode change, in contrast e.g. with the program presented in [2], 
though both programs are of general purpose. Reconstruction would require the 
inversion of a matrix, the order of which is equal to the number of the no-source 
branches in the graph. But in the program presented here, the matrices of Eqs (13) 
are to be formed at every mode change and additional computations are necessary 
at every simulating point. Forming Eqs (13) requires the inversion of a matrix the 
order of which is equal to the number of the nonconducting semiconductors (that is, 
at most equal to the number of the semiconductors). So the matrix to be inverted is 
smaller than in [2]. 
A slight shortcoming of the method is that the circuit must not contain excess 
elements and the link resistance condition is to be fulfilled. As the examples show, 
these conditions may require slightly supplementing the circuit, but in most cases the 
caused error is insignificant. 
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Summary 
The paper describes an algorithm for simulating power semiconductor circuits on digital 
computers. The program using the concerned algorithm is of general purpose, yet the sin1Ulation is 
executed on the basis of circuits of fixed configuration. Essentially the simulation is the numerical 
integration of the state equations of the circuit, with some additional computations at the simulating 
points. The program can well be used for simulating the transients of power semiconductor cir-
cuits. 
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